#### RULES

This is a closed book, closed notes test. You are, however, allowed one new piece of paper (front and back) of handwritten notes and definitions, but no sample problems, plus your equations sheet from Test 1. You must staple your equations sheets to the back of your test when you hand your test in.

You are permitted to use a calculator.

You have 75 minutes to complete the test. Please read through the entire test before starting, and read through the directions carefully. To receive partial credit, you must show your work.

There is to be absolutely no cheating. Cheating will not be tolerated.

If you have any questions, please raise your hand, and I will come to you to answer them. Do not hesitate to ask questions.

Useful Parameters (Use Unless Otherwise Specified)					
$n_i = 10^{10} \text{ cm}^{-3}$	$\mu_n = 1360 \text{ cm}^2/\text{Vs}$	$\mu_p=460 \text{ cm}^2/\text{Vs}$	$\tau_n = \tau_p = 100 \mu s$		
K <sub>s</sub> =11.8	$\epsilon_0 = 8.854 \times 10^{-12} \text{F/m}$	T=300K	$E_g=1.12eV$		
$ V_{T0}  = 0.7V$	$\gamma = 0.45 V^{1/2}$	$2\phi_F = 0.9V$	$I_{th} = 1 \mu A$		
$\kappa_n = \kappa_p = 0.65 \text{ (subV}_T\text{)}$	$\kappa_n = \kappa_p = 1$ (above V <sub>T</sub> )	$I_0 = 1pA$	$K = 100 \mu A / V^2$		
$V_A = 50V$	$V_{dd} = 5V$	$q = 1.602 \times 10^{-19} C$	$m = 1$ (for $C_{sb0}$ , $C_{db0}$ )		
$C_{sb0} = C_{db0} = 10 fF$	C <sub>sb0</sub> ,C <sub>db0</sub> incl C <sub>j0</sub> ,C <sub>jsw0</sub>	$C_{ox} = 3.5 fF/\mu m^2$	$C_{\rm ov} = 0.1  {\rm fF}/{\rm \mu m}$		
C <sub>sb0</sub> ,C <sub>db0</sub> include area	$V_{bi} = 0.7 V$				
1m = 100cm	$1m = 1x10^3mm$	$1m = 1 \times 10^6 \mu m$	$1m = 1x10^{9}nm$		
$1x10^{12}$ pm	$1 \times 10^{15} \text{fm}$	$1 \times 10^{18} am$			

Problem	Value	Score
1	30	
2	10	
3	10	
4	20	
5	25	
6	10	
Total	100/105	

EE 551 Linear Integrated Circuits	Name		
Test 2	April 8, 2014		
<b>PROBLEM 1</b> An nFET (W=10μm, L=2μm) is biased in saturati	on such that 10nA flows the	(30 Points) hrough it.	
A. Draw the low-frequency small-signal model for	or this transistor.	(4 Points)	

B. Calculate the transconductance of this transistor under this bias. (2 Points)

C. Calculate either  $g_s$  or  $g_{mb}$  for this transistor under this bias, whichever is more appropriate. (2 Points)

D. Calculate the output resistance of this transistor under this bias. (2 Points)

E. Calculate the maximum intrinsic gain of this transistor under this bias. (2 Points)

EE 551 Linear Integrated Circuits	Name	
Test 2		April 8, 2014
F. Draw the complete high-frequency small-sig	anal model for this transistor.	(5 Points)

G. Calculate the value of all parasitic capacitances for this transistor that can be calculated with the information that has been provided. If any parasitic capacitances cannot be calculated, explain what information is needed to enable calculation of those capacitances to be carried out. (10 Points)

H. Can the transition frequency,  $f_T$ , be calculated? If so, calculate  $f_T$ . If not, why can it not be calculated? (3 Points)

EE 551 Linear Integrated Circuits Test 2

Name \_\_\_\_

April 8, 2014

## **PROBLEM 2**

log(g<sub>m</sub>)

log(g<sub>m</sub>/l<sub>D</sub>)

(10 Points)

For an nFET transistor, plot the transconductance vs. bias current and the transconductance efficiency vs. bias current on the axes below. Be sure to label all slopes, transition points, regions of operation (e.g., subtheshold), etc. In short, label everything with regard to these two plots.



 $\log(I_D)$ 

EE 551 Linear Integrated Circuits Test 2

Name \_\_\_\_\_

**PROBLEM 3** 

April 8, 2014

(10 Points)

Compare and contrast the BSIM and EKV simulation models. Include a discussion of how each of these two simulation models mathematically model a transistor (e.g., how much is the model based upon physics, etc.). Be sure to include a discussion of the strengths and weaknesses of these two simulation models. *Be thorough*.

EE 551 Linear Integrated Circuits Test 2 Name \_\_\_\_\_

April 8, 2014

# **PROBLEM 4**

(20 Points)

Answer the following questions regarding the simple amplifier shown below. Assume that  $V_b$  is a fixed (i.e., DC) bias potential.



 $\mathsf{V}_{\mathsf{out}}$ 

A. What is a name for the basic amplifier stage shown here? (2 Points)

B. This amplifier has \_\_\_\_\_\_ (high/medium/low) input impedance. (1 Point)

C. This amplifier has \_\_\_\_\_\_ (high/medium/low) output impedance. (1 Point)

D. Sketch the general shape of the voltage transfer function ( $V_{out}$  vs.  $V_{in}$ ). (3 Points)

V<sub>in</sub>

EE 551 Linear Integrated Circuits Test 2

April 8, 2014

E. Draw the complete small signal model of this amplifier. Indicate if you are using a bulk-referred or source-referred model. (5 Points)

F. If  $V_b$  is set such that 10nA is flowing through transistor  $M_2$ , calculate the exact value of the gain. (Calculate means to provide a numerical answer.) (8 Points)

EE 551 Linear Integrated Circuits Test 2

Name \_\_\_\_\_

April 8, 2014

# PROBLEM 2

(25 Points)

Using the amplifier shown below, calculate values for the input resistance, output resistance, and voltage gain. Assume that  $V_{b2}$ ,  $V_{b3}$ , and  $V_{b4}$  are fixed (i.e., DC) bias potentials and all transistors operate in saturation. Additionally, assume that M<sub>4</sub> is biased such that 100µA flows through it. (Hint – since you are calculating numerical values instead of providing an exact analytic expression, you may make use of appropriate approximations.)

Using these same biasing conditions, calculate the maximum and minimum values that  $V_{out}$  can have while still ensuring that all transistors remain in saturation.



Name \_\_\_\_\_

April 8, 2014

Problem 5 Work Page

EE 551 Linear Integrated Circuits Test 2

Name \_\_\_\_\_

April 8, 2014

#### **PROBLEM 6**

(10 Points)

Use the Miller Theorem to determine all poles in the following circuit. You do <u>not</u> need to include parasitic capacitance. Include only the capacitors that are shown in the figure below.

