#### Cadence tools

#### **Brandon Rumberg**



and the second second

pitter part of the part of the second part of the s

#### Tools to cover

- Creating piecewise linear (PWL) files
- OCEAN scripts
- Verilog-A

#### Why use PWL files?

 Creating arbitrary waveforms in Cadence is tedious & changes are difficult

		t Properties (on ginkgo)		Combining	vo-2011 vo-8 net@155
	OK Cancel Apply Def:	aults Previous Next	Help	sources	net#154
Add Check Sheet Options Migr	CDF Parameter	Value	Display		treq≕to va=50m
	Number of pairs of points	13	off -		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	AC magnitude	<u> </u>	off		
	AC phase		<b>Tto</b>		neb1151
	Time 1	0 8			~\$
	Voltage 1	3.3 M	<u> </u>		net8368
	Time 2 Vellage 2	1. 55k a. 3.3 W	off		: va−Søm (
	Voltage 2	2m si	off =		V1Ø
	Voltane 3	5.5 ¥	off -		net#153
	Time 4	68.99m si	off		
	Voltage 4	5.5 V	off -		netØ134 freq—fc
	Time 5	69n sį	off		va=20m
a <u>a a a</u> a a a	Voltage 5	3.3 ¥	off		V17 🕇
a vid a a a	Time 6	84.99n š	off =		. net%135
a a <u>I</u> Na a r	Voltage 6	3.3 14	off 🖃		· · · ~ (-
a g_ <mark>I</mark> da, a a a s	Time 7	85n sj	off 🖃		freq=fc
. vdd! VØ	Voltage 7	5.5 ¥	off		VO=0
	Time 8	94.99n sí	off		
$\downarrow$ $\gamma_{1=3,3}$	Voltage 8	5.5 V	off		
gnal ground - 10	Time 9	95n sį	off		
	Voltage 9	3.3 ¥	off		net@142
gnd	Time 10	99.99m s <u>í</u>			va=50m
	Voltage 10	3.3 1	off		V14
	Time 11	100m s	off		
	Voltage 11	5.5 4	off -		. net#12/
* * * * * * * *	Time 12	194.99m si	off		net#129
	Voltage 12	5.5 ¥	off		net@129
	Time 13	195m a			~
	Voltage 13	5.5 ¥			gndl <mark>.</mark>
lectPt()	DC voltage	0 N_			and the second s

## **PWLF Source**

- PWLF sources read from a piecewise linear file
  - 'vpwlf' in
     'analogLib'
     library
- The only necessary parameter is the file path/name

WestVirginiaUniversity, ---

OK Cancel Apply Defaults Previous Next Help     Apply To only current instance   Show system user CDF     Browse Reset Instance Labels Display   Property Value   Display   Library Name   analogLibi   Cell Name   view Name   symbol   Instance Name   vg        Add   Delete   Modify	🗖 🛛 Edit Obje	ect Properties (on ginkgo)	_ 🗆 🗙	est schematic (on ginkgo)
Apply To only current   instance   Show   system   Browse   Reset Instance Labels Display   Property   Value   Display   Library Name   analogLibit   Cell Name   vywlff   Off   View Name   symboli   instance Name   Vg   Add Delete Modify	OK Cancel Apply	Defaults Previous Next	Help	p
Browse       Reset Instance Labels Display         Property       Value       Display         Library Name       analogLibit       off         Cell Name       vpwlff       off         View Name       symbolit       off         Instance Name       vg       off         Add       Delete       Modify	Apply To only cu Show sys	rrent instance tem ■ user ■ CDF		
Property     Value     Display       Library Name     analogLibi     off       Cell Name     vpwlfi     off       View Name     symboli     off       Instance Name     vg     off       Add     Delete     Modify	Browse	Reset Instance Labels Display		
Library Name analogLibi Cell Name vpwlf off - View Name symbol off - Instance Name vg off - Add Delete Modify	Property	Value	Display	
Cell Name       vpwlfi       off         View Name       symboli       off         Instance Name       View       off         Add       Delete       Modify	Library Name	analogLib]	off 💷	
View Name symbol off in Instance Name vert in Add Delete Modify	Cell Name	vpwlf	off 🖃	
Instance Name Vg Add Delete Modify	View Name	symbol	off 💷	
Add Delete Modify	Instance Name	VĨ	off 🖃	//media/raid/brandon/cadence/FPAAcs.p/
Ivsignore TRUE I off I III off IIII IIII IIIIIIIIIIII	User Property Ivsignore	Add     Delete     Modify       Master Value     Local Value       TRUE     I	Display off	gnd. V10 "/media/mid/brandon/cadence/F
CDF Parameter Value Display	CDF Parameter	Value	Display	
AC magnitude	AC magnitude	<u>I</u> .	off 🖂	
AC phase off - off - off - V12	AC phase	L	off 💷	and V12
DC voltage	DC voltage	Ĭ.	off _	"/media/raid/brandon/og
PWL file name randon/cadence/FPAAcs. p	PWL file name	randon/cadence/FPAAcs.p	off _	

Note: I've had trouble with the PWLF sources in the 'NCSU\_Analog\_Parts' library. They seem to have trouble finding the PWL file at times. So I recommend using the sources in 'analogLib'

# When PWL files are useful

- Testing a circuit with a realistic input acquired from elsewhere
  - Such as a speech recording
- Testing chip-level configuration logic
  - Such as a serial interface that controls parameters/connections within the chip
  - You can reuse these files to simplify post-fab testing
- Performing a sequence of operations in one transient simulation
  - Particularly when the result of one operation affects the next operation

WestVirginiaUniversity,

# PWL files

- PWL files are text files with rows of time/value pairs
  - 'Time' and 'Value' are separated by a space
  - Each pair is on a separate line
- Such files can easily be generated with
  - Matlab/Octave

WestVirginiaUniversity, -

- Excel (save as txt file)

Time	Value
0.00000000e+00	1.5000000e+00
1.17200000e-03	1.50000000e+00
1.17300000e-03	1.50000000e+00
1.27200000e-03	1.50000000e+00
1.27300000e-03	1.50000000e+00
3.35900000e-03	1.50000000e+00
3.36900000e-03	5.1000000e+00
4.36900000e-03	5.1000000e+00
4.37900000e-03	5.1000000e+00
1.54379000e-01	5.1000000e+00

## **Generating PWL files**

- Create matrix with 'time' in the first column and 'value' in the second column
- Save using save -ascii <filename> <matrix>
- The file extension is arbitrary

and the state of t



## Notes about PWLF

- Cadence seems to read the PWL file at the instance that the schematic is saved
  - So if you generate a new PWL file, then you need to resave your schematic before starting a new simulation

West Virginia University

# Tips for generating PWL files

- Keep in mind that PWL will be interpreted by connecting the dots
- To simplify the creation of a bitstream
  - Define the hold (T) and rise/fall times (tr), then
  - Write a function that turns a string of bits into the desired waveform



WestVirginiaUniversity,

#### Tools to cover

- Creating piecewise linear (PWL) files
- OCEAN scripts
- Verilog-A

A DESCRIPTION OF TAXABLE



# **OCEAN** scripts

- OCEAN is a simulator scripting language included in Cadence
- Can be thought of as
  - Parametric sweeps on steroids, or
  - A cross between Matlab and a simulator
- OCEAN
  - Exposes all simulator, graph, and calculator functions
  - Includes standard programming language functionality
    - File I/O
    - for/while loops
    - if/else branching
    - User-defined functions (called 'procedures')
  - Lisp syntax

WestVirginiaUniversity. ----

# An OCEAN of possibility

- Circuit comparison
  - Create one OCEAN testbench and then automatically swap in/out different netlists
- Algorithmic circuit tuning
  - Rather than using parametric sweeps, create an OCEAN script that automatically tunes the circuit
- Parameter extraction

WestVirginiaUniversity, -

 Have OCEAN extract the important circuit performance parameters and save them in a file

## Creating an OCEAN script

 The easiest way to get started is to set up an initial simulation in the Virtuoso environment, then 'Session-Save Script'



## Sample OCEAN script

```
ocnWaveformTool( 'wavescan )
simulator( 'spectre )
design( "/media/raid/brandon/cadence/simulation/oceanEx/spectre/schematic/netlist/netlist")
resultsDir( "/media/raid/brandon/cadence/simulation/oceanEx/spectre/schematic" )
analysis('ac ?start "1" ?stop "100M" ?dec "10" )
                                                     Analysis
analysis('dc ?dev "/VO" ?param "dc" ?start "-1"
       ?stop "1" ?lin "100"
                            )
desVar(
         "R" 100k )
desVar( "C2" 500p )
                       Design variables
desVar( "Cl" 10p )
temp( 27 )
                            Simulate and results
run()
Output = dB20(VF("/out"))
plot( Output ?expr '( "Output" ) )
```

- Edit the script with a regular text editor
- You can run the script using a different circuit by changing the path in design()

14

# Running an OCEAN script

- You can start ocean by typing ocean at the command line
- Then by typing load("<script>.ocn")
- To avoid retyping full commands, use
  - !<first letters of command><Enter>
  - e.g. !l<Enter> will rerun the last script



## Modifying an OCEAN script

 Use simulation result to calculate capacitor value that gives -20dB at high frequency

```
ocnWaveformTool( 'wavescan )
simulator( 'spectre )
design( "/media/raid/brandon/cadence/simulation/oceanEx/spectre/schematic/netlist/netlist")
resultsDir( "/media/raid/brandon/cadence/simulation/oceanEx/spectre/schematic" )
analysis('ac ?start "1" ?stop "100M" ?dec "10" )
C2var=100e3; Define design variables as variables so we can work with them
Clvar=10e-12;
desVar( "R" Rvar )
desVar(
        "C2" C2var
desVar(
         "Cl" Clvar
temp( 27 )
              Run first with arbitrary starting values
run()
Output = dB20(VF("/out"))
plot( Output ?expr '( "Output" ) )
targetGain=-20;
                                         Calculate high-frequency gain using standard calculator functions
actualGain=value(db20(VF("/out")) 1M):
                                         Calculate capacitor scaling to achieve target gain of -20dB
ratio=10**((targetGain-actualGain)/20);
Clvar=Clvar*ratio;
                                         (note that exponentials are done with **, not ^)
desVar("Cl" Clvar)
                        Change the capacitor value based on the results
run()
Output = dB20(VF("/out"))
                                    Resimulate
plot( Output ?expr '( "Output" ) )
```

#### Results of previous slide



17

- where with any france

/ West Virginia University, —

#### Tools to cover

- Creating piecewise linear (PWL) files
- OCEAN scripts
- Verilog-A

And the Real Property lies and the

# Verilog-A

- A modeling language for analog simulation
- Uses for Verilog-A
  - Replace transistor-level circuits
    - Simulate top-level before all circuits are finished
    - Evaluate top-level impact of circuit nonidealities
    - Speed up simulation
  - Modeling non-standard circuit elements

WestVirginiaUniversity, -

# Creating a Verilog-A cell

- Create a cell as normal, but choose 'VerilogA-Editor' for the tool
- This creates and opens a Verilog template

🖉 West Virginia University, — 👐

Library Name	verilogAtes	t
Cell Name	verilogTest	
View Name	veriloga	
Tool	VerilogA-Editor	
Library path fil	e	

🗑 veriloga.va - /media/raid/brandon/cadence/verilogAtest/verilogTest/veriloga/ (on ginkgo)	_ • ×				
File Edit Search Preferences Shell Macro Windows	<u>H</u> elp				
]// VerilogA for verilogAtest, verilogTest, veriloga					
`include "constants.vams" `include "disciplines.vams"					
<pre>module verilogTest;</pre>					
<pre>endmodule Note: You can change the default text editor by typing editor="<editor name="">" in the icfb</editor></pre>	,				
WINDOW					
The default is vi. You may want to change to					
nedit for a more conventional text editor.					

#### Insert your Verilog-A code

```
🔚 veriloga.va (modified) - /media/raid/brandon/cadence/verilogAtest/verilog1 🗕 🗖 🗙
                                                                  Help
 File Edit Search Preferences Shell Macro Windows
// VerilogA for verilogAtest, verilogTest, veriloga
`include "constants.vams"
`include "disciplines.vams"
module verilogTest(V1, Vr); Input/output terminals
inout V1, Vr;
electrical Vl, Vr;
parameter real R=1e3; Parameters can be defined
analog
   if(abs(V(V1,Vr)) < 1)
        I(V1, Vr) <+ R*abs(V(V1, Vr)); Define component operation
   else
        I(V1.Vr) <+ 0:
endmodule
```

West Virginia University, — 21

- and the first owner to the Area to Anno

# Symbol Creation & Compilation

- When you close the editor window, you will be asked if you want to create a symbol for you Verilog-A code
  - Select 'yes' so that it will automatically generate your pins
- The code is automatically compiled when you compile
  - If there is a syntax error you will receive a notification
- Next is the symbol generation dialog box shown to the write
- Create symbol as usual

WestVirginiaUniversity. —

22

	Symbol (	Seneration Options (o	n ginkgo) 🔄 🗖 🕴		
OK Cancel	Apply		Hel		
Library Name		Cell Name	View Name		
verilogAtest	5	verilogTestį́	symbol		
Pin Specificatio	ons		Attributes		
Left Pins	Ĭ.		List		
<b>Right Pins</b>	Ĭ.		List		
Top Pins	Vr Vl ]				
Bottom Pins	Ĭ.		List		
Exclude Inherit	ed Connectio All 🔷 Only	n Pins: these:			
Load/Save 🔄	Edit	Attributes Edit La	belsEdit Properties		

#### Insert symbol for Verilog part & run sim



House proper and the most of the second prover by the second prove by the second pro

- to find the man to the sector of sector

WestVirginiaUniversity. —